### Mastering the DMA and IOMMU APIs

Embedded Linux Conference Europe 2014

Düsseldorf

Laurent Pinchart laurent.pinchart@ideasonboard.com

## RENESAS

## DMAISONA

## DMA!= DMA (mapping) (engine)


The topic we will focus on is how to manage system memory used for DMA.

This presentation will not discuss the DMA engine API, nor will it address how to control DMA operations from a device point of view.



#### DMA vs. DMA


# Memory Access



- (1) CPU writes to memory
- (2) Device reads from memory




#### **Simple Case**



- (1) CPU writes to memory
- (2) CPU flushes its write buffers
- (3) Device reads from memory




#### **Write Buffer**



- (1) CPU writes to memory
- (2) CPU cleans L1 cache
- (3) Device reads from memory




#### L1 Cache






#### L2 Cache




- (2) Device reads from memory



#### **Cache Coherent Interconnect**










#### **Even More Complex**





#### **Even More Complex**

# Memory Mappings

#### Fully Coherent

Coherent (or consistent) memory is memory for which a write by either the device or the processor can immediately be read by the processor or device without having to worry about caching effects.

Consistent memory can be expensive on some platforms, and the minimum allocation length may be as big as a page.



#### Write Combining

Writes to the mapping may be buffered to improve performance. You need to make sure to flush the processor's write buffers before telling devices to read that memory. This memory type is typically used for (but not restricted to) graphics memory.



#### Weakly Ordered

Reads and writes to the mapping may be weakly ordered, that is that reads and writes may pass each other. Not all architectures support non-cached weakly ordered mappings.



#### Non-Coherent

This memory mapping type permits speculative reads, merging of accesses and (if interrupted by an exception) repeating of writes without side effects. Accesses to non-coherent memory can always be buffered, and in most situations they are also cached (but they can be configured to be uncached). There is no implicit ordering of non-coherent memory accesses. When not explicitly restricted, the only limit to how out-of-order non-dependent accesses can be is the processor's ability to hold multiple live transactions.

When using non-coherent memory mappings you are guaranteeing to the platform that you have all the correct and necessary sync points for this memory in the driver.



## Cache Management

#include <asm/cacheflush.h>




#### Cache Management API

```
#include <asm/cacheflush.h>
#include <asm/outercache.h>
```



#### Cache Management API





#### Cache Management API

Cache management operations are architecture and device specific.

To remain portable, device drivers must not use the cache handling API directly.



#### Conclusion

# DMA Mapping API

- Allocate memory suitable for DMA operations
- Map DMA memory to devices
- Map DMA memory to userspace
- Synchronize memory between CPU and device domains



#include linux/dma-mapping.h>



#### **DMA Mapping API**

```
linux/dma-mapping.h
   linux/dma-attrs.h
   linux/dma-direction.h
   linux/scatterlist.h
#ifdef CONFIG_HAS_DMA
  asm/dma-mapping.h
#else
  asm-generic/dma-mapping-broken.h
#endif
```



#### **DMA Mapping API**

```
linux/dma-mapping.h
   linux/dma-attrs.h
   linux/dma-direction.h
   linux/scatterlist.h
   arch/arm/include/asm/dma-mapping.h
      asm-generic/dma-mapping-common.h
      asm-generic/dma-coherent.h
```



#### DMA Mapping API (ARM)

## DMA Coherent Mapping

This routine allocates a region of @size bytes of coherent memory. It also returns a @dma\_handle which may be cast to an unsigned integer the same width as the bus and used as the device address base of the region.

Returns: a pointer to the allocated region (in the processor's virtual address space) or NULL if the allocation failed.

Note: coherent memory can be expensive on some platforms, and the minimum allocation length may be as big as a page, so you should consolidate your requests for consistent memory as much as possible. The simplest way to do that is to use the dma\_pool calls.



#### **Coherent Allocation**

The DMA handle is **not** equivalent to a physical memory address. While it can be such an address in some use cases, presence of an IOMMU will turn it into a device virtual address. It thus must not be passed to functions that expect a physical memory address.



#### **Coherent Allocation**

Free memory previously allocated by dma\_free\_coherent(). Unlike with CPU memory allocators, calling this function with a NULL cpu\_addr is not safe.



#### **Coherent Allocation**

Those two functions extend the coherent memory allocation API by allowing the caller to specify attributes for the allocated memory. When @attrs is NULL the behaviour is identical to the dma\_\*\_coherent() functions.



#### **Attribute-Based Allocation**

- Allocation Attributes
  - DMA\_ATTR\_WRITE\_COMBINE
  - DMA ATTR WEAK ORDERING
  - DMA\_ATTR\_NON\_CONSISTENT
  - DMA\_ATTR\_WRITE\_BARRIER
  - DMA\_ATTR\_FORCE\_CONTIGUOUS
- Allocation and mmap Attributes
  - DMA ATTR NO KERNEL MAPPING
- Map Attributes
  - DMA ATTR SKIP CPU SYNC

All attributes are optional. An architecture that doesn't implement an attribute ignores it and exhibit default behaviour.

(See Documentation/DMA-attributes.txt)



#### **DMA Mapping Attributes**

#### DMA\_ATTR\_WRITE\_COMBINE

DMA\_ATTR\_WRITE\_COMBINE specifies that writes to the mapping may be buffered to improve performance.

This attribute is only supported by the ARM and ARM64 architectures.

Additionally, the AVR32 architecture doesn't implement the attribute-based allocation API but supports write combine allocation with the dma\_alloc\_writecombine() and dma\_free\_writecombine() functions.



#### **Memory Allocation Attributes**

#### DMA\_ATTR\_WEAK\_ORDERING

DMA\_ATTR\_WEAK\_ORDERING specifies that reads and writes to the mapping may be weakly ordered, that is that reads and writes may pass each other.

This attribute is only supported by the CELL architecture (and isn't used by any driver).



#### DMA\_ATTR\_NON\_CONSISTENT

DMA\_ATTR\_NON\_CONSISTENT lets the platform to choose to return either consistent or non-consistent memory as it sees fit. By using this API, you are guaranteeing to the platform that you have all the correct and necessary sync points for this memory in the driver.

Only the OpenRISC architecture returns non-consistent memory in response to this attribute. The ARC, MIPS and PARISC architectures don't support this attribute but offer dedicated dma\_alloc\_noncoherent() and dma\_free\_noncoherent() functions for the same purpose.



#### DMA\_ATTR\_WRITE\_BARRIER

DMA\_ATTR\_WRITE\_BARRIER is a (write) barrier attribute for DMA. DMA to a memory region with the DMA\_ATTR\_WRITE\_BARRIER attribute forces all pending DMA writes to complete, and thus provides a mechanism to strictly order DMA from a device across all intervening buses and bridges. This barrier is not specific to a particular type of interconnect, it applies to the system as a whole, and so its implementation must account for the idiosyncrasies of the system all the way from the DMA device to memory.

As an example of a situation where DMA\_ATTR\_WRITE\_BARRIER would be useful, suppose that a device does a DMA write to indicate that data is ready and available in memory. The DMA of the "completion indication" could race with data DMA. Mapping the memory used for completion indications with DMA\_ATTR\_WRITE\_BARRIER would prevent the race.

This attribute is only implemented by the SGI SN2 (IA64) subarchitecture.



#### DMA\_ATTR\_FORCE\_CONTIGUOUS

By default the DMA-mapping subsystem is allowed to assemble the buffer allocated by the dma\_alloc\_attrs() function from individual pages if it can be mapped contiguously into device DMA address space. By specifying this attribute the allocated buffer is forced to be contiguous also in physical memory.

This attribute is only supported by the ARM architecture.



#### DMA\_ATTR\_NO\_KERNEL\_MAPPING

DMA\_ATTR\_NO\_KERNEL\_MAPPING lets the platform to avoid creating a kernel virtual mapping for the allocated buffer. On some architectures creating such mapping is non-trivial task and consumes very limited resources (like kernel virtual address space or dma consistent address space). Buffers allocated with this attribute can be only passed to user space by calling dma\_mmap\_attrs(). By using this API, you are guaranteeing that you won't dereference the pointer returned by dma\_alloc\_attr(). You can treat it as a cookie that must be passed to dma\_mmap\_attrs() and dma\_free\_attrs(). Make sure that both of these also get this attribute set on each call.

This attribute is only supported by the ARM architecture.



#### DMA\_ATTR\_SKIP\_CPU\_SYNC

When a buffer is shared between multiple devices one mapping must be created separately for each device. This is usually performed by calling the DMA mapping functions more than once for the given buffer. The first call transfers buffer ownership from CPU domain to device domain, which synchronizes CPU caches for the given region. However, subsequent calls to dma\_map\_\*() for other devices will perform exactly the same potentially expensive synchronization operation on the CPU cache.

DMA\_ATTR\_SKIP\_CPU\_SYNC allows platform code to skip synchronization of the CPU cache for the given buffer assuming that it has been already transferred to "device" domain. This is highly recommended but must be used with care. This attribute can be also used for the DMA mapping functions to force buffer to stay in device domain.

This attribute is only supported by the ARM architecture.



### DMA Mask

```
/* asm/dma-mapping.h */
int dma_set_mask(struct device *dev, u64 mask),
/* linux/dma-mapping.h */
int dma_set_coherent_mask(struct device *dev, u64 mask);
int dma_set_mask_and_coherent(struct device *dev, u64 mask);
```



#### **DMA Mask**



## Userspace Mapping

Map coherent or write-combine DMA memory previously allocated by dma\_alloc\_attrs() into user space. The DMA memory must not be freed by the driver until the user space mapping has been released.

Creating multiple mappings with different types (coherent, write-combined, weakly ordered or non-coherent) produces undefined results on some architectures. Care must be taken to specify the same type attributes for all calls to the dma\_alloc\_attrs() and dma\_mmap\_attrs() functions for the same memory.

If the memory has been allocated with the NO\_KERNEL\_MAPPING attribute the same attribute must be passed to all calls to dma\_mmap\_attrs().



#### **Userspace Mapping**

```
/*
 * Implemented on arc, avr32, blackfin, cris, m68k and
 * metag
 * /
int dma_mmap_coherent(struct device *dev,
                      struct vm_area_struct *vma,
                      void *cpu_addr,
                       dma_addr_t dma_addr, size_t size);
/* Implemented on metag */
int dma_mmap_writecombine(struct device *dev,
                           struct vm_area_struct *vma,
                           void *cpu_addr,
                           dma_addr_t dma_addr,
                           size_t size);
```



#### **Userspace Mapping**

### DMA Streaming Mapping

```
/* linux/dma-direction.h */
enum dma_data_direction {
    DMA_BIDIRECTIONAL = 0,
    DMA_TO_DEVICE = 1,
    DMA_FROM_DEVICE = 2,
    DMA_NONE = 3,
};
```



#### **DMA Direction**

```
/* asm-generic/dma-mapping.h */
dma addr t
dma_map_single_attrs(struct device *dev, void *ptr,
                     size_t size,
                     enum dma_data_direction dir,
                     struct dma_attrs *attrs);
void
dma_unmap_single_attrs(struct device *dev,
                       dma_addr_t addr, size_t size,
                       enum dma_data_direction dir,
                       struct dma_attrs *attrs);
dma_addr_t dma_map_single(...);
void dma_unmap_single(...);
```



#### **Device Mapping**



#### **Device Mapping**

```
/* asm-generic/dma-mapping.h */
int
dma_map_sg_attrs(struct device *dev,
                 struct scatterlist *sg, int nents,
                 enum dma_data_direction dir,
                 struct dma_attrs *attrs);
void
dma_unmap_sg_attrs(struct device *dev,
                   struct scatterlist *sg,
                   int nents,
                   enum dma_data_direction dir,
                   struct dma_attrs *attrs);
int dma_map_sg(...);
void dma_unmap_sg(...);
```



#### **Device Mapping**

In some circumstances dma\_map\_\*() will fail to create a mapping. A driver can check for these errors by testing the returned DMA address with dma\_mapping\_error(). A non-zero return value means the mapping could not be created and the driver should take appropriate action (e.g. reduce current DMA mapping usage or delay and try again later).



#### **Error Checking**



#### **Synchronization**

```
/* asm-generic/dma-mapping.h */
void
dma_sync_single_for_*(struct device *dev,
                        dma_addr_t addr, size_t size,
                        enum dma_data_direction dir);
void
dma_sync_single_range_for_*(struct device *dev,
                             dma_addr_t addr,
                             unsigned long offset,
                             size_t size,
                             enum dma_data_direction dir);
void
dma_sync_sg_for_*(struct device *dev,
                  struct scatterlist *sg, int nelems,
                  enum dma_data_direction dir);
(* = cpu or device)
```




#### **Synchronization**

## Contiguous Memory Allocation

#include linux/dma-contiguous.h>
drivers/base/dma-contiguous.c





```
/* linux/dma-contiguous.h */
void dma_contiguous_reserve(phys_addr_t addr_limit);
```

This function reserves memory from early allocator. It should be called by arch specific code once the early allocator (memblock or bootmem) has been activated and all other subsystems have already allocated/reserved memory.

The size of the reserved memory area is specified through the kernel configuration and can be overridden on the kernel command line. An area of the given size is reserved from the early allocator for contiguous allocation.

This function reserves memory for the specified device. It should be called by board specific code when early allocator (memblock or bootmem) has been activated.



#### From a System Point of View

## IOMU Integration

#include linux/iommu.h>



#### **IOMMU API**

```
/* linux/iommu_h */
struct iommu domain *
iommu_domain_alloc(struct bus_type *bus);
void iommu_domain_free(struct iommu_domain *domain);
int iommu_attach_device(struct iommu_domain *domain,
                        struct device *dev);
void iommu_detach_device(struct iommu_domain *domain,
                         struct device *dev);
int iommu_map(struct iommu_domain *domain,
              unsigned long iova, phys_addr_t paddr,
              size_t size, int prot);
size_t iommu_unmap(struct iommu_domain *domain,
                   unsigned long iova, size_t size);
```





#### **IOMMU Integration (ARM)**

"Someone" must create the ARM mapping and attach devices.

To achieve transparent IOMMU integration the calls must be moved from device drivers to IOMMU drivers. This creates new challenges:

- Devices might need fine-grained control over the IOMMU (such as mapping memory at a fixed device address). They would then need to manage the IOMMU in cooperation with the DMA mapping API.
- Devices might have several bus master ports connected to different IOMMUs, while the DMA mapping API operates at the device level.
- Power management needs to be taken care of.



#### **IOMMU Integration (ARM)**

# Device Tree Bindings

#### Documentation/devicetree/bindings/reserved-memory

commit f08ad1deaaf83b7e7369716949b34dadc530be01

Author: Grant Likely < grant.likely@linaro.org>

Date: Fri Feb 28 14:42:46 2014 +0100

of: document bindings for reserved-memory nodes



#### **Device Tree Bindings – CMA**

```
reserved-memory {
     #address-cells = <1>;
     #size-cells = <1>;
     ranges;
     /* global autoconfigured region for contiguous allocations */
     linux,cma {
          compatible = "shared-dma-pool";
          reusable;
          size = <0x4000000>;
          alignment = <0x2000>;
          linux,cma-default;
};
```



#### Device Tree Bindings – CMA

#### [PATCH v2 0/4] CMA & device tree, once again

Marek Szyprowski

http://www.spinics.net/lists/arm-kernel/msg347104.html



#### **Device Tree Bindings – CMA**

#### Documentation/devicetree/bindings/iommu

commit 1a5b5376442bd6c23b5722ecdc7242fcc61ce338

Author: Thierry Reding <a href="mailto:treding@nvidia.com">treding@nvidia.com</a>>

Date: Thu Jul 31 12:43:03 2014 +0200

devicetree: Add generic IOMMU device tree bindings



#### **Device Tree Bindings – IOMMU**

```
iommu {
     /* the specifier represents the ID of the master */
     #iommu-cells = <1>;
};

master {
     /* device has master ID 42 in the IOMMU */
     iommus = <&{/iommu} 42>;
};
```



#### **Device Tree Bindings – IOMMU**

```
iommu {
     * One cell for the master ID and one cell for the
     * address of the DMA window. The length of the DMA
     * window is encoded in two cells.
     * The DMA window is the range addressable by the
     * master (i.e. the I/O virtual address space).
     #iommu-cells = <4>;
};
master {
    /* master ID 42, 4 GiB DMA window starting at 0 */
    iommus = <{/iommu} 42 0 0x1 0x0>;
};
```



#### Device Tree Bindings – IOMMU

# Tips & Tricks

- Use the correct API, choose wisely between coherent and streaming mappings.
- Don't try to manage the cache manually, it's bound to fail.
- Set your DMA masks.
- Use dma mapping error().

### **Coherent Mappings**

- Set the DMA\_ATTR\_SKIP\_CPU\_SYNC when calling dma\_map\_\*().
- Don't call dma\_sync\_\*().



## Tips & Tricks

# Problems & Sues

#### **Generic Problems**

- Coherent mappings and streaming mappings exhibit different performances depending on the use case, which should be configurable from userspace.
- Coherent and non-coherent masks are confusing and badly implemented.
- Headers hierarchy is confusing.
- The dma\_sync\_\*() API has no attributes and thus can't skip CPU cache synchronization for coherent mappings.

#### **ARM-Specific Problems**

- Lack of non-coherent allocation.
- Flushing a cache range can be less efficient than flushing the whole Dcache.
- The DMA mask is not taken into account when creating IOMMU mappings.



### **Problems & Issues**

## Resources

- Documentation/DMA-API-HOWTO.txt
- Documentation/DMA-API.txt
- Documentation/DMA-attributes.txt
- http://community.arm.com/groups/proce ssors/blog/2011/03/22/memory-accessordering-an-introduction
- http://elinux.org/images/7/73/Deaconweak-to-weedy.pdf
- https://lwn.net/Articles/486301/



### **Documentation**

- linux-kernel@vger.kernel.org
- · linux-arm-kernel@lists.infradead.org
- laurent.pinchart@ideasonboard.com



### Contact





# 



# Advanced Topics

# DMA Coherent Memory Pool

```
/* linux/dmapool.h */
```

The DMA mapping API allocates buffers in at least page size chunks. If your driver needs lots of smaller memory regions you can use the DMA pool API to subdivide pages returned by dma\_alloc\_coherent().

This function creates a DMA allocation pool to allocate buffers of the given @size and alignment characteristics (@ must be a power of two and can be set to zero). If @boundary is nonzero, objects returned from dma\_pool\_alloc() won't cross that size boundary. This is useful for devices which have addressing restrictions on individual DMA transfers.

Given one of these pools, dma\_pool\_alloc() may be used to allocate memory. Such memory will all have "consistent" DMA mappings, accessible by the device and its driver without using cache flushing primitives.



```
/* linux/dmapool.h */
void dma_pool_destroy(struct dma_pool *pool);
```

Destroy a DMA pool. The caller guarantees that no more memory from the pool is in use, and that nothing will try to use the pool after this call. A DMA pool can't be destroyed in interrupt context.

This returns the kernel virtual address of a currently unused block, and reports its DMA address through the handle. Return NULL when allocation fails.

Puts memory back into the pool. The CPU (vaddr) and DMA addresses are what were returned when dma\_pool\_alloc() allocated the memory being freed.



### **DMA Pool**

# Non-Coherent Mapping

The non-coherent memory allocation is architecture-dependent. The following list summarizes the behaviour of supported architectures.

#### Allocates Normal Cacheable Memory

arc, mips, openrisc, parisc

#### Allocates Coherent Memory

alpha, avr32, blackfin, c6x, cris, frv, hexagon, ia64, m68k, metag, microblaze, mn10300, powerpc, s390, sh, sparc, tile, unicore32, x86, xtensa

Note that some of those architectures can be fully coherent, in which case the concept of non-coherent memory doesn't apply and memory mappings are always coherent.

#### Returns NULL

arm, arm64



### **Non-Coherent Allocation**

## Generic DIMA Coherent Memory Allocator

Declare a coherent memory area for a device. The area is specified by its (CPU) bus address, device bus address and size. The following flags can be specified:

- DMA\_MEMORY\_MAP allocated memory is directly writable (always set).
- DMA\_MEMORY\_IO allocated memory accessed as I/O mem (unused).
- DMA\_MEMORY\_INCLUDES\_CHILDREN declared memory available to all child devices (unsupported).
- DMA\_MEMORY\_EXCLUSIVE force allocation to be made exclusively from the coherent area for this device without any fallback method.

Only a single coherent memory area can be declared per device.



### **Device API**

```
/* asm-generic/dma-coherent.h */
extern void
dma_release_declared_memory(struct device *dev);
```

Release the coherent memory previously declared for the device. All DMA coherent memory allocated for the device must be freed before calling this function.



### **Device API**

Mark part of the coherent memory area as unusable for DMA coherent memory allocation. Multiple ranges can be marked as occupied.

This function is used by the NCR\_Q720 SCSI driver only to reserve the first kB. In this specific case this could be handled by declaring a coherent region that skips the first page.



### **Device API**

```
/* asm-generic/dma-coherent.h */
/*
    * These three functions are only for dma allocator.
    * Don't use them in device drivers.
    */
```





Try to allocate memory from the per-device coherent area.

Returns 0 if dma\_alloc\_coherent should continue with allocating from generic memory areas, or !0 if dma\_alloc\_coherent should return @ret.

This function can only be called from per-arch dma\_alloc\_coherent (and dma\_alloc\_attrs) to support allocation from per-device coherent memory pools.



Try to free the memory allocated from per-device coherent memory pool.

This checks whether the memory was allocated from the per-device coherent memory pool and if so, releases that memory and returns 1. Otherwise it returns 0 to signal that the caller should proceed with releasing memory from generic pools.

This function can only be called from within the architecture's dma\_free\_coherent (and dma\_free\_attrs) implementation.



Try to mmap the memory allocated from per-device coherent memory pool to userspace.

This checks whether the memory was allocated from the per-device coherent memory pool and if so, maps that memory to the provided vma and returns 1. Otherwise it returns 0 to signal that the caller should proceed with mapping memory from generic pools.

This function can only be called from within the architecture's dma\_alloc\_coherent (and dma\_alloc\_attrs) implementation.

